Abstract-NERFET is a three-termin81 device possessing a pronounced negative differential resistance due to the effect of real-space hot-electron transfer. The device structure, substantially modified compared to our earlier reports, gives an improved performance at room temperature. In this work, logic operation of a circuit formed by two NERFET's is demonstrated for the first time. 
WO-TERMINAL negative differential resistance (NDR) T d e v i c e s have long been considered [l], [2]
for logic applications. Two NDR devices in series form a bistable element. In a certain range of external bias, this element has two stable configurations in which one of the devices takes nearly all of the applied voltage, that is, to say, contains a high-field domain. Logic operation consists of moving the domain from one device to the other by a specially designed external circuitry. Recently, we demonstrated [3] a three-terminal device (NERFET) in which a pronounced NDR characteristic in the source-to-drain circuit is controlled by a third electrode.
Such an element offers new possibilities for logic, as described below.
The NERFET structure studied in this work is different from that used earlier. The device cross section and the energy-band diagram are shown in Fig. l(a) . The MBE grown device contains two conducting layers separated by a potential barrier. One of these layers (the "channel") consists of a two-dimensional electron gas (2-DEG) at an undoped GaAdAlGaAs interface. The second conducting layer is made of a 0.86-pm-thick Si-doped GaAs (NO = 2 X lo'* ~r n -~) layer grown on a semi-insulating GaAs substrate. The barfier separating the two conducting layers is 1400 A thick and comprises a 15-period A1,Gal-,As superlattice consisting oflayers withx = 0 (18 A) andx = 0.53 (75A).
The superlattice barrier was used to enhance the quality of the 2-DEG at the interface. Two contacts to the chantlel ( S and 0) were nominally spaced 2 pm apart, and made of Au-Ge-Ag-Au alloy. Contact to the second conducting layer (SUB) was provided by a Ah-Ge-Ni-Au alloy. In contrast to our earlier work, the SUB contact in this work was accessed from the surface individually for each device.
As indicated in Fig. 1 (a) , in equilibrium the channel is not conducting, being depleted by the surface field. The 2-DEG is induced at the heterojunction interface at sufficiently high VsUB > 0. The second conducting layer therefore acts as a buried FET gate, as will be described elsewhere in detail. The rectangular shape of the barrier provides more insulation between the two conducting layers, as compared to the triangular-shaped barrier used before [3], [4] . Fig. l(b) shows the S to SUB current-voltage characteristics at 300 and 77 K. We see that even at room temperature the barrier is blocking in both directions for VsuB s 1.5 V. Source-drain characteristics of the NERFET at room temperature and different V,UB are shown in Fig. 2 the peak-to-valley ratio is about 5. Two devices having identical characteristics were connected in series as shown in Fig. 3(a) . We designate NERFET's using conventional FET circuit symbols-with the understanding that the SUB electrode plays the role of a gate. It is clear that if the total voltage VDD applied to two NERFET's in series exceeds twice the critical voltage for the onset of NDR, then an instability occurs in which one of the devices is expected to take most of the applied voltage. By changing the controlling voltages Vsu~, and/or VSUB2 we can shift the high-field domain from one device to the other, thus providing the basis for logic operations.
Examples of such an operation are shown in Fig. 4 . One of the controlling voltages is kept constant VsuB2 = 2.5 V while the other VsuBl is varied. We see that at certain values of the controlling voltage VSUB1, the system exhibits instabilities with the output voltage VouT switching from a low ( VouT -0.4 V) to a high ( VouT -V D , -0.4 V) state and back. As VsuB, is varied, the system smoothly approaches the switch points-which are sharply defined and highly repetitive (within 1 mV). Such a behavior with a strong hysteresis is reminiscent of a phase transition. At fixed Vs/SUB2 = 2.5 V and VDD 5 3.5 V the transition from low to high states is independent of V,, and occurs at VSuB1 = 2.424 V (see Figs. 4(a),(b)). The width of the hysteresis decreases with increasing VDD. At V,, 2 3.0 V , the output swing of the inverter is capable of switching a second inverter without any level shifting, so that direct coupling of inverters, such as in a ring oscillator, is possible. At VDD > 3.5 V one sees a new feature: the appearance of a third stable state characterized by VouT being in a range near VDD/2. Within this range the dependence V , " T versus VsuB, is strictly linear (with a voltage gain of nearly 4) and nonhysteretic (Figs. 4(c), (d) ). To our knowledge [5] , a tristable operation with a stable midpoint has never been observed with two series-connected voltage-controlled NDR elements. The operating points of the two-NERFET system can be determined from the characteristics of Fig. 2 by the usual load-line graphical construct in Fig. 3(b) . In our view, the stable midpoint (point 3 in Fig. 3(b) ), which appears only at a sufficiently high V&I, results from an intersection of positive slopes in the I-V characteristics of both devices.
Behavior similar to that illustrated in Fig. 4 was seen for
other fixed values of VsuB2 < 2.65 V. On the other hand, for VsuB2 > 2.65 V it was not possible to return the system to its low state by varying VsuB1. In this case we had to temporarily lower VsuB2 in order to move the high-field domain to device 2 (which corresponds to the low state of the system). After that we could bring the system back to the high state by temporarily lowering Vsu~,.
We now return to the experimental situation corresponding to Figs. 4(a) and (b) . Two types of logic operation can be thought of in this configuration. Firstly, we can dc prebias our input voltage to a value in the middle of the hysteretic loop, say, VsuB1 = 2.5 V in the instance of Fig. 4(b) . operation-inverter action with amplification-can be obtained by dc prebiasing V s C B , to high enough voltages ( VsuB 5 2.6 V for Fig. 4(b) ) to ensure a stable low state. The system will then switch to its high state only during a pulse of Inverter action is shown in Fig. 5(b) where the system, normally in its low state, switches to the high state during a pulse AVsuBl = 0.7 V.
We believe that the relatively long switching times (2-4 F S ) are due to high parasitic capacitances of our dc-bias circuitry. On the other hand, when the applied VsuB, approaches one of the transition points then the duration of the corresponding transition increases rapidly.
The trailing edge for VouT in Fig. 5(b) illustrates this effect. A fluctuation-induced nature of the transition is evident from the oscilloscope traces. As we approach the transition point closer and closer, the trailing edge widens and eventually the system snaps permanently into its high state. On the other hand, moving the system away from the transition point, e.g., by making VsuBl(dc) 5 2.7 V, we shorten the trailing edge bringing it to approximately the same value as th6rising time. This fluctuative behavior of the switch is reminiscent of noise-induced transitions [ 5 ] , [6] .
In conclusion, we have demonstrated a logic operation of a novel two-NERFET system at room temperature. We have shown a bistable-switch as well as an inverter-amplifier actions. The system also exhibits a tristable operation which can be used for ternary logic.
